

PATENT 5298-17100/SMS03003

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

§

8

Ş

§ §

8

§

S

In re Application of: Jenne et al.

Serial No.: 10/809,134

Filed: March 24, 2004

For: MAGNETIC MEMORY ARRAY

ARCHITECTURE

Group Art Unit: 2827

Examiner: Le. T.

Atty, Dkt, No.: 5298-17100

CERTIFICATE OF MAILING 37 C.F.R. § 1,18

I hereby corfify that this paper or fee is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231, on the date Indicated below.

1/12/06

Bam Dento

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents Washington, D.C. 20231

- I, Frederick B. Jenne, hereby declare and state that:
- 1. I am a named inventor in the above-identified patent application, which is U.S. Patent Application No. 10/809,134 filed on March 24, 2004.
- 2. I have been informed that in the present application certain claims have been rejected in reference to U.S. Patent No. 6,947,315 to Iwata, which was issued on September 20, 2005, was first published on October 7, 2004, and was filed on November 7, 2003.

BEST AVAILABLE COPY

CONCEPTION

- 3. As supported below, I, along with Eugene Y. Chen, Thomas M. Mnich and William Stevenson, conceived of the subject matter claimed in the present application within the United States before November 7, 2003. The subject matter includes a device including a magnetic random access memory (MRAM) array and a storage circuit distinct from the MRAM array which includes one or magnetic elements. The storage circuit is configured to store parameter settings characterizing applications of current to operate the MRAM array within the one or more magnetic elements.
- 4. Exhibit A attached hereto is a true copy of pages outlining the invention which bear a date before November 7, 2003. Exhibit B attached hereto is true copy of an email memorandum with an electronic copy of Exhibit A attached. The email memorandum was sent prior to November 7, 2003. The actual dates of the pages outlining the invention and email memorandum have been redacted.
- 5. Pages 11-13 of Exhibit A describe and illustrate the subject matter of the presently claimed case. In particular, page 12 of Exhibit A illustrates a block diagram of a circuit architecture including MRAM arrays and circuitry for operating the MRAM arrays. Page 13 of Exhibit A illustrates a more detailed block diagram of data routes and control signal routes for accessing the MRAM arrays illustrated on page 12 and specifically includes a block denoting a MTJ configuration latch and another block denoting non-volatile MTJ control data latches.

 Lines 10-13 on page 11 of Exhibit A states an MRAM MTJ control latch may be used to store settings to operate an MRAM array coupled thereto.

REDUCTION TO PRACTICE AND DILIGENCE

6. From at least a time just prior to November 7, 2003 through the filing of parent U.S. Patent Application No. 10/809,134 filed on March 24, 2004, plans were undertaken to prepare the captioned patent application, which was commissioned to Kevin Daffer at Conley Rose, P.C. I did not abandon, suppress, or conceal the ideas set forth in the claimed invention during at least

March 24, 2004.

the time beginning just prior to November 7, 2003 through the filing of the parent application on

- Upon information and belief, it is my informed understanding that diligence in reducing 7. the invention to practice was therefore maintained from at least as early as just prior to November 7, 2003 through the filing of the parent application on March 24, 2004.
- I hereby declare that all statements made of my own knowledge are true and that all 8. statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Frederick B. Jenne

Date: 01/02/06

MRAM Architecture For Optimized Operation (Revision D)

Fred Jenne Eugene Chen Tom Mnich Bill Stevenson

REDACTED

Silicon Magnetic Systems Confidential

Slide 1

page 1 of 24

Summary Of MRAM Architecture Features

Architecture

Adjustable Write Pulse Timing

Optimizes write Switching Yield & Reliability By Pulse Width & Pulse Delay Control

Adjustable Write Current Amplitude Control

12

Optimizes Write Current Set Point Between Select & Disturb Operating Window

Independently Adjustable Bit Line North & South Write Current Amplitude Control 3

Accounts For Interlayer Coupling Allowing For Higher Yield

Adjustable Temperature Controlled Write Current Amplitude S

Modifies Program Current Amplitude To Keep It Centered In Operating Window Over Operating Temperature Range

Margin Mode

Finds Weak Bits To Improve Reliability

Adjustable MTJ Stress Bias Control

3

Finds Weak Bits By Voltage Stress Of MTJ Tunnel Junction Improving Reliability

DC Write Mode

Allows Measurement Of Write Current To Aid In The Determination Of Write Switching Distributions And Determining Optimum Write Current Settings

Write Protect Mode

Prevents Writing Bad Data Into The MRAM Memory During Low Out Of Specification Supply

圖 Non-volatile MTJ Control Data Latch

Replaces Fuses & Metal Mask Options To Hold Data For The Dynamically Optimized Adjustable MRAM Parameters Reducing Manufacturing Costs

Silicon Magnetic Systems Confidential

Shaber of the

Page 2 of 24

Adjustable Pulse Width & Delays Chilecture

yield, but not any longer such that the access time of the memory is pushed out. If the delay between Digit and Bit line pulses is not long enough then the spin vectors are not rotated sufficiently before the Bit line pulse is applied and one can experience a write probability of switching but not any further where the access time applied first to rotate the magnetic spin vectors so they are easier probability of switching is not high enough one will get a write failure and the reliability of the MRAM suffers. If the pulse widths to switch. A delayed second Bit line pulse switches the magnetic spin vectors to the opposite state. Generally the longer the current pulse width the higher the probability of switching. If the Hence it is desired to adjust the delay enough to get the required There are two current write pulses that control the programming current pulse widths to get the required probability of switching failure resulting in reduced reliability. If the delay is longer than The dynamic probability of switching characteristics of the MTJ are longer than required then the access time of the memory in that required then the access time of the memory is degraded. degraded. Hence one would want to be able to set the write device are a function of the current pulse widths and delays of an cross point MTJ memory device. A Digit line pulse is of the memory is pushed out.

Silicon Magnetic Systems Confidential

INSTACTOR INVESTIGATION OF THE PROPERTY OF THE

Adjustable Pulse Amplitude

FERENCES CONTRA

Digit line, or the current pulses along the Bit line. There is a Digit and Bit line current pulse amplitude window where the yield is optimum. The write current pulses have to be large enough to write (switch) the selected MTJ, but not be large current pulse amplitudes on the memory chip to optimize written by the intersection of the half select Digit line and potentially be disturbed by the current pulses along the variations in free layer thickness, MTJ feature size plus degraded. Hence it is desirable to be able to adjust the Bit line current pulses. Other devices not selected can For a cross point memory the selected MTJ device is switching current varies with MTJ feature size. If the enough to disturb (switch) the non-selected MTJ's. windows are functions of process variables, such as current pulse amplitudes are not in the middle of the window between select and disturb, the yield will be others. As an example it is known that the required yield to account for process variables.

Page 4 of 24

Bit Line Write Current Pulse Amplitude Schitecture Independent Adjustable North & South

coupling field (Neél coupling as an example) can reduce the and disturb to different for the North versus the South case. The MTJ's switching characteristics are modified by what is If the North and South Bit line switching current amplitudes optimized to provide a higher yield. Hence it is desirable to be able to adjust the Bit line North and South current pulse amplitude of the current required to switch the free layer in allows the North and South current pulse amplitudes to be one direction, but increase the required switching current optimum write current switching window between select coupling is a function of process variables and can vary can be adjusted separately, then the interlayer coupling offset can be eliminated or significantly reduced. This termed as the interlayer coupling field. The interlayer amplitude in the reverse direction. This results in the between wafer to wafer and die to die. The interlay amplitudes independently on the MRAM chip.

Page 5 of 24

Slide 5

Temperature Controlled Write Current Amplitude

reliability. Hence it is desirable to provide an on chip circuit The MTJ free layer can be switched at a lower field at high temperature relative to low temperature. The temperature pulse amplitude switching point in the window between coefficient might be -11%/100 Degree centigrade. If the select and disturb. This will result in degraded yield or temperature, then it will not track the optimum current write current pulse amplitude does not track with to adjust the write current pulse amplitude with temperature.

Page 6 of 24

illicon Magnetic Systems Confidential

Margin Mode

Architecture

switched to the parallel state and high when switched to the vary with process variables, and defects, resulting in a read may escape if they are right on the edge of failure and have between these two states. A fixed bias voltage is applied reference trip point current is the margin current window. measure the current window, one can eliminate the weak anti-parallel state. The read sensing signal window from across the MTJ resistors and the difference in current is Hence it is desirable to add a margin mode circuit to the sensed and compared. The difference in resistance can MTJ's and improve the reliability of the MRAM memory. During testing of the MRAM some of these read failures failure if the current sensing window becomes to small. The difference between the MTJ sense current, and the no margin to the window. By introducing a method to The resistance of an MTJ is low when the free layer is the MTJ is derived from the difference in resistance MRAM chip.

Page 7 of 24

Adjustable MTJ Bias Voltage Architecture

weak tunnel junctions can be caught at test or burn-in. Hence it is circuit on the MRAM chip. In addition, the MTJ tunnel junction will breakdown value providing high reliability. However there may be defects in the tunnel junction that cause the breakdown voltage to successful read yield may be degraded. If the bias voltage can be improved. Hence it is desirable to add an adjustable bias voltage The resistance of the MTJ is a function of the bias voltage across junctions will break down much sooner than good junctions, and the tunnel junction. The maximum sense signal from the MTJ's has an optimum bias voltage for a given circuit implementation. testing. The tunnel junction breakdowns can be accelerated by desirable to add an adjustable bias circuit to accelerate tunnel increasing the bias voltage across the junction. Weak tunnel The optimum bias voltage may vary with process variables. adjusted to account for process variations the yield may be Normally the applied bias is designed to be well below this be low resulting in read failures with time, and may escape fixed bias voltage the read signal may not be optimum and break down prematurely if the applied bias if high enough. junction breakdowns and improve MRAM reliability.

Page 8 of 24 Silicon Magnetic Systems Confidential

on the residual of the contract of the contrac

DC Write Mode

Architecture

the probability switching distributions on a die requires that The probability switching distribution needs to be known to set the write current amplitude to optimum yield conditions. the write switching current amplitude be determined during current (I_{Supply}) of the die can be monitored. The difference to wafer or die to die with process variables. To determine **The probability switching distribution may vary from wafer** Hence it is desirable to add a write current test mode that between I_{supply} before and after write is the write current. testing. As an example during the write operation, the enables monitoring the write current during test.



is in progress during a power supply failure and the voltage desirable to add a write protect circuit to the MRAM chip to voltage range such as from 4.5 to 5.5V. If a write operation voltage, and not allowing data to be written into the MRAM prevent corrupt data being written into the MRAM during a supply drops below 4.5V, corrupt data may be written into If the MRAM memory has corrupt data then the memory is can be called a write protect operation. This write protect the MRAM memory causing the memory to be unreliable. operating range. In this example it would be 4.5V. This when the power supply voltage falls below the minimum operation of an MRAM is guaranteed only over a certain This can be prevented by monitoring the power supply operation can be added to the MRAM chip. Hence it is unreliable and a system failure may occur. The write power supply failure to improve reliability.

MRAM MTJ Non-volatile Control Latch

Architecture


retain the settings, but they take up a large area on the chip adjustable to improve yield and reliability. Fuses and metal have been programmed they generally cannot be changed. and add additional manufacturing steps. Using an MRAM MRAM memory to determine optimum settings and then MTJ control latch to hold the settings allows testing the mask options provide this function. However once they Various functions of an MRAM memory would like to be during testing to determine optimum settings. A CMOS removed the settings are lost. Fuses could be used to latch can perform this function, but when the power is It is desirable to adjust various functions dynamically load them into the non -volatile MTJ control latch.

Page 11 o

SILICON SYSTEMS

MRAM Adjustable Write Current Pulse Control

Architecture




Silicon Magnetic Systems Confidential

Slide 12

Page 12 of 24

Control Data Block Diagram Architecture



Silicon Magnetic Systems Confidential.

or de la company de la comp

Slide 13

Page 13 of 24


MTJ Control Latch Description

Critical MRAM functions can be dynamically adjusted to determine optimum settings by, and stored in, an MTJ non-volatile control address path and provide control signals. When the address input voltage is raised higher than V_{Supply} plus (say 20%) on a super voltage input, a control signal is enabled. As an example control data is available at the input of the I/O buffers and to MUX1 the data in the non-volatile latches. Other embodiments could use from the Non-volatile MTJ Control Data Latch or from fuses/and or (The outputs are tri-stated). SV2 directs MUX1 to send data to the Non-volatile MTJ Control Latch. SV1 input is available to the MTJ Configuration Latch is loaded with control signal MUX2 Control to metal mask options. Subsequently a Write signal loads the data or a control signal into the Non-volatile MTJ Control Data Latch Data latch and the Non-volatile MTJ Configuration Latch retains Configuration Latch which directs MUX2 to choose either data parameters. When power is removed the Non-volatile Control address inputs to control basic functions and the I/O to enter latch. One embodiment is to use super high voltages on the choose data from the Non-volatile MTJ Control Data Latch. control data. The super voltage inputs override the normal other non-volatile control data storage methods such as data is then sent to the various functions to adjust their and the MTJ Configuration Latch. In this case the MTJ programmable logic, etc.

Page 14 of 24

Pulse Generator Timing Control

Architecture




- The pulse generator timing generator allows the delays tdy1 and tdy2 to be adjustable through DAC settings over a range to optimize yield (as an example from 1 to 5ns) 20
- The pulse generator timing generator allows the pulse widths tpw & tpw2 to be adjustable through DAC settings over a range to optimize yield (as an example from 2 to 30ns) To the
 - The DAC settings ca be controlled by laser fuses, metal mask options, or from data from a NV MTJ latch

Silicon Magnetic Systems Confidential

Slide 15 Page 15 of 24


Write Current Amplitude Control



The write pulse amplitude is controlled by a reference voltage VREFN applied to the gate of Q1 which supplies current across resistor R1. The voltage across R1 through transistor Q2 to the MRAM cells on the bit line. The same methodology is forced to precision voltage VBG resulting in a current lw that is adjustable by DAC settings and temperature compensated. This precision current is mirrored is used for controlling the Digit line current. Other methods can be used to control the current amplitude

North & South Bit Line Current Independent Control Of

S. M. S. C. S. C. L. C.




The North and South Write current pulse amplitudes are independently controlled by their separate reference voltages VREFN & VREFS. V.

Silicon Magnetic Systems Confidential

STORES OF THE PROPERTY OF THE

Page 17 st 24

Margin Mode Block Diagram Architecture




Row Select

Silicon Magnetic Systems Confidential

Slide 18 Page 18 of 24

Succ 18





Sificon Magnetic Systems Confidential

Page 19 of 24 Slide 19

Margin Mode Description


"1" state or "0" state and the reference current is defined as the margin current window. The MTJ (Cell A) is being read somewhere in between the two. The difference between the (Low resistance parallel) at the point of failure (Reference failure occurs. The current through Q1 at trip point is the rip point current reached) one can determine the current difference between the "0" state and trip point current or known current from BL0 when the MTJ is in the "0" state the margin window. The same applies to the case where the MTJ is in the "1" state (High resistance anti-parallel) and other cells on BL0 are turned off. By subtracting a The current from the MTJ in the "1" state or "0" state is voltage VMHREF to transistor Q1 such that a trip point except that transistor Q2 and VMLREF are used to add compared against a reference current that has a value margin window. This is done by applying a reference current to the bit line to cause a failure. The current through Q2 is the margin window current.

Slide 20 Page 20 of 24

Adjustable MTJ Stress Bias

Architecture

break down of the MTJ junction might mask options, or the MTJ non-volatile atch. During stress test the fuse and be 1.4 to 1.9V and has high reliability. one can detect weak junctions at test unctions that have defects and have During normal read operation the bit adjusted by inputs from fuses, metal ine bias voltage is supplied through esistance then the bias across the overridden by the MTJ non-volatile Using voltage acceleration factors MTJ would be 300mV. The normal eference voltage on it's gate (Say generated by the impedance ratio breakdown voltages below 1.4V. ransistor Q3 by applying a bias resistor R2 is part of a DAC and transistor Q2 and resistor R2. or burn-in. VBIASREF can be between the diode connected 400mV). If the transistor (Q1) resistance is 25% of the MTJ atch and can be dynamically However there might be MTJ metal mask options can be changed




Silicon Magnetic Systems Confidential

Slide 21

REDACTED

Page 21 of 24



mannasta and Systems Confidential Silicon Magnetic Systems Confidential


Slide 22 Page 22 of 24

THE RESIDENCE OF THE PROPERTY OF THE PARTY O

REDACTED

Write Protect Mode





During the Write operation when V_{Supply} drops below a critical value (say 4.5V), bad data may be reference VBGREF with an OP Amp. The K factor is the ratio of R1/(R1+R2). R2 is part of a control latch data. Hence the desired critical trip point is adjustable. When the trip point is operation when V_{Supply} drops below a critical level (say 4.5V). This may be implemented by ratioing down V_{Supply} by some factor K and comparing it to a precision band gap voltage DAC and can be adjusted by inputs from fuses, metal mask options, or non-volatile MTJ written un-intentionally into the MRAM memory. This is averted by preventing a write reached the voltage from the Op Amp $\mathsf{V}_{\mathsf{write}\ \mathsf{Protect}}$ prevents a write operation.

3

Silicon Magnetic Systems Confidential

MAGNETIC SYSTEMS SILICON

Claims

Architecture

- MRAM Memory With Adjustable Write Pulse Width Timing
 - MRAM Memory With Adjustable Write Pulse Delay Timing
 - MRAM Memory With Adjustable Write Pulse Amplitude
- MRAM Memory With Separate Adjustable North & South Bit Line Write Pulse Amplitude
- MRAM Memory With Temperature Compensated Write Pulse Amplitude
- MRAM Memory With Adjustable Temperature Compensated Write Pulse **Amplitude**
- **MRAM Memory With Margin Mode**
- MRAM Memory With Adjustable MTJ Bias Voltage
- MRAM Memory With MTJ Stress Bias Above Normal Operation
- MRAM Memory With Adjustable Stress Bias Voltage
- MRAM Memory With DC Write Mode
- **MRAM Memory With Write Protect Mode**
- MRAM Memory With Adjustable Write Protect Mode
- MRAM Memory With A Non-volatile MTJ Control Data Latch
- MRAM Memory With A Non-volatile MTJ Configuration Latch
- MRAM Memory Where Critical Functions Can Be Dynamically Adjusted To **Determine Optimum Values**
- MRAM Memory Where The Optimized Critical Functions Settings Are Stored In A Non-Volatile MTJ Control Data Latch 3

Exhibit B

Mollie Lettang

From:

Fred Jenne [frj@cypress.com]

Sent:

REDACTEDMollie Lettang

To:

Subject: Architecture Rev D

Mollie,

Here is the updated architecture slides revision d.

Fred

Fred Jenne Vice President Technical Group

Exhibit B Page 1 of 1

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:	
	☐ BLACK BORDERS
	☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
	☐ FADED TEXT OR DRAWING
	☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
	☐ SKEWED/SLANTED IMAGES
	☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
	☐ GRAY SCALE DOCUMENTS
	☐ LINES OR MARKS ON ORIGINAL DOCUMENT
	☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
	OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.